Design and Implementation of C-Band Frequency Synthesizer Using LMX2592 IC

Ashok Kumar Khadolia, Amith S. Bhat, Ramesh Babu Reddy, Md. Tosicul Wara
Spacecraft RF & Payload Checkout Divisions, Spacecraft Checkout Group,
U R Rao Satellite Center, Bengaluru-560017, India

Abstract:
The paper presents the design scheme and implementation of a PLL-based-frequency synthesizer using LMX2592 IC. The frequency synthesizer have vital role in the development of up-converter and down-converter equipments. Therefore, on the RT-Duroid RO4350 substrate, a low phase noise and stable carrier generator is designed and implemented. Graphical User Interface (GUI) & LAN based programming is developed to easily change the synthesizer frequency. The control system analysis using root locus and bode plot is presented for system stability. The experimental results representing the performance parameters, like frequency range, frequency step size, output power, phase noise, carrier stability, harmonics, and spurious, etc., are also presented in the paper. The analysis of spurious and phase noise performance at near integer boundary conditions are done by changing loop bandwidth and phase margin.

Keywords: Charge Pump (CP), Graphical User Interface (GUI), Phase Frequency Detector (PFD), Phase Locked Loop (PLL).

Introduction
The microwave has been broadly employed in numerous domains. The significant applications of microwaves include millimeter wave communications, radar, tracking, guidance, electronic warfare, and other areas (Skolnik, 2002; Crosson, Limaye, & Laymon, 2010; Ma, Wang, & Li, 2012; Yu, Xu, & Shen, 2012). The frequency synthesizer is a vital entity of any communication equipment. The frequency synthesizer behavior can instantly impact the wave-sending and receiving system quality. The phase-locked loop-based frequency synthesizer performs well with higher resolution frequency and broader bandwidth than different frequency synthesizing systems (Gao, & Gao, 2010; Zhu, & Wang, 2015; Tsai, Hsu, & Chao, 2015). The frequency band, phase noise, power output, spurious and harmonics are critical performance parameters of the frequency synthesizer.

Phase locked loop is an integrated-signal electronic circuit. It is mainly implemented with radio frequency (RF) and digital & analog co-design building blocks. The PLL is a non-linear negative feedback closed-loop control system. A PLL consists of a phase detector, loop filter, and voltage-controlled oscillator that locks the VCO phase to a reference signal. PLLs are used in many applications, including generating a clean, tunable, and stable reference frequency. It is also used in other applications, including a clock recovery circuit for high-speed communication, frequency modulation (FM) and demodulation,
generation of phase synchronous clock signals in microprocessors, etc.

The frequency synthesizers are used in many test and measurement equipment, defence and RADAR, cell phones, walkie-talkies, satellite receivers, etc. Frequency synthesizer stability and accuracy depend on the reference source; therefore, a temperature-compensated crystal oscillator is used as stable reference source input to the PLL. A frequency synthesizer generates a range of frequencies from a single reference frequency. In the frequency synthesis process, a new frequency is derived from a reference frequency by combining various additions, subtractions, multiplications, and divisions (Pandit, Deepak, & Basu, 2014).

The frequency synthesizer is widely classified into direct and indirect synthesizers. The direct forms of frequency synthesizer are implemented by creating a waveform directly without any form of frequency transforming element. The direct synthesizer is additionally sub-classified into direct analogue frequency synthesis (DAFS) and direct digital frequency synthesis (DDFS) (Kroupa, 2003). DAFS requires a lot of circuitry (integrate a mixer, filter, etc.) and is also called a mix-filter-divide architecture. The switching time performance of DAFS is excellent but consumes more power due to extensive circuitry. DDFS has a tiny resolution, excellent frequency switching time, and low phase noise. However, it has narrow output frequency range and has significant spurious components (Yang, Cai, & Lianfu, 2011). The indirect frequency synthesizer is based on PLL technology, where

the output signal is generated indirectly. The VCO output is indirectly controlled by a low-frequency stable reference to obtain a highly stable output frequency. PLL frequency synthesizer has a broad output frequency range compared to the above schemes and significantly suppresses spurious signals.

The PLL-based frequency synthesizer in C-band will be used in the in-house development of up-converter and down-converter equipment.

The paper is organized into five different sections including the introductory Section 1. In Section 2, the C-band frequency synthesizer design principle is given. In Section 3, loop filter parameters & phase noise simulation results obtained from PLLatinum Sim software and control system analysis are discussed. In Section 4, detailed test & evaluation results for different performance parameters are given. Finally, we conclude Section 5.

C-Band Frequency Synthesizer: The Design Principle

This section discusses the specifications of the C-band frequency synthesizer, LMX2592 chip principles, system architecture & the device selection, schematic diagram, and software implementation.

Specifications of C-Band Frequency Synthesizer

The specifications of the C-Band frequency synthesizer are given in below Table 1.

<table>
<thead>
<tr>
<th>S. No.</th>
<th>Parameters</th>
<th>Specifications</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Frequency Range</td>
<td>4000-6500 MHz</td>
</tr>
<tr>
<td>2</td>
<td>Frequency Step Size</td>
<td>0.5 kHz</td>
</tr>
<tr>
<td>3</td>
<td>Frequency Accuracy</td>
<td>±1 kHz</td>
</tr>
<tr>
<td>4</td>
<td>Internal Reference Stability</td>
<td>±1 PPM over a day</td>
</tr>
<tr>
<td>5</td>
<td>Power Output</td>
<td>+10 dBm Minimum</td>
</tr>
<tr>
<td>6</td>
<td>Ageing</td>
<td>&lt;±4 PPM up to 15 years</td>
</tr>
<tr>
<td>7</td>
<td>SSB Phase Noise @ 1 kHz</td>
<td>&lt;90 dBc/Hz</td>
</tr>
<tr>
<td>8</td>
<td>Output Impedance</td>
<td>50 Ω</td>
</tr>
<tr>
<td>9</td>
<td>Spurious</td>
<td>&lt; -50 dBc</td>
</tr>
<tr>
<td>10</td>
<td>Harmonics</td>
<td>&lt; -30 dBc</td>
</tr>
<tr>
<td>11</td>
<td>Memory Function</td>
<td>Non-Volatile</td>
</tr>
<tr>
<td>12</td>
<td>Programmability Function</td>
<td>Yes (LAN &amp; GUI)</td>
</tr>
</tbody>
</table>
Supply Voltage | 5V±10% & 500 mA DC (Nominal)
--- | ---
RF Connectors | SMA (Female)
External Reference Signal | Frequency: 10 MHz
Amplitude: -3 to +3 dBm
Phase Noise: Better than -150 dBc/Hz @ 1 kHz offset for 10 MHz
Output Type: Sine Wave
Impedance: 50 Ω
Operating Temperature | 23±10 Degree C

Salient Features of C-Band Frequency Synthesizer

This in-house developed C-band frequency synthesizer has multiple salient features supported by LMX2592 PLL chip as follows. Graphical user interface (GUI) & LAN based frequency programming, operation with external reference signal, automatic setting for Internal/External reference frequency source change over and continuous PLL lock monitoring on GUI as well as onboard LED. The main advantages of this development are easy to program, cost reduction, in-house serviceability (reduction in dependency on vendors & service charge), and reduction in indent turnaround time, etc. This frequency synthesizer logs all the operations like PLL lock/unlock, frequency change. This synthesizer can be controlled by remote mode over Web browser interface.

Operating principle of LMX2592

The LMX2592 device is a 40-pin, low-noise, wideband RF PLL (Radio Frequency Phase Locked Loop) with integrated VCO that supports frequencies ranging from 20 MHz to 9.8 GHz. The voltage-controlled oscillator generates radio frequency from 3.55 to 7.1 GHz, and the output channel divider covers the lower frequency range (20 to 3550 MHz).

The VCO-doubler covers the upper-frequency range from 7.1 to 9.8 GHz. The device supports both Integer-N and Fractional-N modes. The device accepts input frequencies from 5 to 1400 MHz, combined with programmable low noise multiplier and frequency dividers, allowing adjustable frequency planning. The phase frequency detector (PFD) can take frequencies from 5 to 200 MHz. It also works in two extended modes, namely down and up. The down mode is from 0.25 to 5 MHz and up from 200 to 400 MHz (Wideband PLLatinum, 2015).

The phase-lock loop (PLL) consists of a Sigma-Delta modulator (1st to 4th order) for fractional N-divider values. The fractional denominator is programmable to 32-bit long, allowing a very fine resolution of frequency step. The device requires a typical single 3.3 V supply voltage and 250 mA (for a single 6-GHz, 0 dBm output) total current consumption. LMX2592 internal block diagram is described in Figure 1, which consists of a programmable input path divider, programmable N divider, sigma-delta modulator, channel divider, phase frequency detector, charge pump, etc. (Wideband PLLatinum, 2015).

![Figure 1. LMX2592 Functional Block Diagram](source: Wideband PLLatinum, 2015)
System Architecture & Device Selection

The phase noise of the VCO is degraded by a factor of \(20 \log_{10} (N)\) compared to the reference source; \(N\) is the desired frequency ratio to the reference frequency (Chenakin, 2010). As per system architecture and specifications, the reference frequency is 100 MHz. A temperature-compensated crystal oscillator (TCXO-TX550) of 100 MHz made by VECTRON is selected as an onboard reference source. The phase noise specification is -130 dBc/Hz @ 1 kHz offset. If the onboard reference source fails, a 10 MHz symmetricon rubidium frequency standard is chosen as an external reference source. The default output of the rubidium frequency standard is a sine waveform, so LT1715-4 ns 150 MHz dual comparator circuit is used to convert the sine wave into a square waveform. The LT1715 is an ultra-fast dual comparator enhanced for low-voltage operation. It used distinct input and output power supplies to enable independent analog input ranges and output logic levels with no performance loss. The output from the rubidium source is connected to the non-inverting input of the above-discussed comparator, and the inverting input is grounded.

For the selection of internal and external reference sources, a 2:1 multiplexer circuit ADG3257 is used. The ADG3257 is a high-speed mux containing four 2:1 multiplexers. It provides low power dissipation, high impedance outputs, low on-resistance (2 Ω), and high switching speed. It allows the inputs to be connected to the outputs without adding propagation delay or generating additional ground bounce noise. A single pole double throw (SPDT) mechanical switch provides the multiplexer’s select signal (Low or High).

The 3 dB bandwidth of the third order loop filter has a sharper cut-off that of the second-order and the associated noise will be less. However, a third order loop will be only required if there is a continuous step change in frequency due to programming the N divider block, which is required only for frequency tracking applications. Here since Frequency Synthesis is the desired application, the steady state gain persisting for the duration of setting the required frequency is very less, second-order loop filter is sufficient for synthesis applications.

An RF amplifier from Analog Devices HMC392ALC4 (GaAs MMIC Low Noise Amplifier) is chosen to increase the signal strength at the output of VCO. The amplifier frequency range is from 3.5 to 8 GHz. It provides a typical gain of 17 dB, 3 dB maximum Noise Figure (NF), and minimum 16 dBm output power for 1 dB compression (P1dB). The supply voltage can range from 2 to 5.5 V (+3.3 V is used). The RF input (RFIN) and output (RFOUT) ports are DC-blocked and matched to 50 Ω for ease of use.

The Raspberry Pi 3B model is pocket sized System on Chip Computer with a 1.2 GHz Quad core ARM 64 bit processor (BCM2710A1) that runs Raspbian flavour of Linux Operating system.

Raspberry Pi 3B Board comes with 1GB RAM, Inbuilt modules for Wi-Fi, Bluetooth, Ethernet Stack, USB, HDMI, SPI, I2C, UART etc. It is also equipped with 28 General Purpose IO Pins of which 2 sets of SPI lines can be independently controlled with 2 and 3 peripherals respectively, in this case only SPI1 line is used to communicate to the SPI Slave peripheral, the Synthesizer Card.

SPI functions namely MISO (Master in Slave Out), MOSI (Master out Slave In), SClk (SPI Clock), CE (Chip Enable) is handled by GPIO pins 19,20,21,18 respectively.

The whole system architecture of the C-band frequency synthesizer with SPI interfacing from Raspberry Pi 3B to the Synthesizer is shown in Figure 2.

Principle of Operation

The frequency synthesizer working principle is that the reference signal \(f_{REF}\) passes through the input path. A frequency doubler and divider/multiplier (scaler) are the components of the input path. The reference signal of the phase frequency detector, also known as the
frequency of the phase frequency detector $f_{PFD}$, is the signal that is passed through the input path. After passing via the VCO doubler or direct, the VCO signal reaches the pre-scaler, N divider, and is transformed into $f_N$. The phase frequency detector (PFD), also known as the PLL phase detector, compares $f_N$ and $f_{PFD}$ and employs the charge pump to generate a correction current until the two signals are in phase (the PLL is locked). The correction current pulses from the charge pump output are converted into a DC control voltage and applied to the tuning voltage ($V_{tune}$) of the VCO by the use of external components (loop filter) (Wang, 2017).

**Figure 2. System Architecture of C-Band Frequency Synthesizer**

**Figure 3. Circuit Diagram of C-Band Frequency Synthesizer**
The circuit diagram of the C-band frequency synthesizer is given in Figure 3. The LMX2592 PLL IC, TCXO-TX550, ADG3257 multiplexer circuit, and RF amplifier HMC392ALC4 operate at 3.3 V. The Raspberry Pi board and LT1715 comparator circuit operate at 5 V. To meet the frequency synthesizer’s power requirement, one common power supply of 5 volts and LP3875 3.3 output voltage, a fast ultra-low-dropout linear regulator, is selected. An input and output tantalum capacitor of 10 µF is required to assure stability of the low drop-out regulator. The RFOut_AP (R1) is the main output port, and other unused ports should be terminated with 50-Ω termination.

Graphical User Interface (GUI) Development

The frequency synthesizer card based on LMX2592 is connected to the Serial Peripheral Interface (SPI) control pins of a Raspberry Pi 3B Board, which is intended to be the functional controller for the Synthesizer.

Raspberry Pi 3B acts as the SPI Master to enable the flow of control signals and data to & from the LMX2592. The register sets to be programmed onto LMX2592 for the desired synthesizer operation is calculated via a python based program after accepting relevant inputs from the user. A web-based Graphical User Interface application is developed and hosted on a web-server on the Raspberry Pi 3B itself and is designed to have low-latency, less overhead and high throughput, running on the secure http interface.

The Web Interface allows user to input the required fields such as Mode Selection, Frequency selection, Output section selection, RF enable etc. and the same is validated before getting processed for the register calculation program.

The features of such a GUI are:

Instantaneous control of synthesizer operation and changeover between modes, RF on/off feature, RF Output port control, network-wide availability of the application through simple web browser(no need of installation of additional software), continuous monitoring of lock status of the Synthesizer PLL, Error handling at user input level for all parameters etc.

Mode: Set Frequency Mode

In this mode, the user enters the frequency of his choice (within C-Band range) for synthesis and selects the output port (RF_A or RF_B or RF_AB).

Based on user inputs and pressing the proceed button, the Raspberry Pi 3B gathers the user requirement and calculates registers accordingly, transmits the calculated register set to the LMX2592 over SPI. The PLL lock status is monitored through a readout register from LMX2592, which is displayed in real-time on the GUI.

RF On/Off button can be used to start/stop the RF power at output ports as per user requirement.

Mode: Continuous Sweep Mode

In this mode the user enters Start and Stop the frequencies of his choice (both must be within C-Band range) for continuous sweeping signal at an incremental step frequency and step delay of their choice. The provision of selecting the output port (RF_A or RF_B or RF_AB) is also provided.
The Raspberry Pi 3B then continuously calculates the required frequency and corresponding register set, transmits it to the LMX2592 over SPI in a loop with incremental frequency change after the selected step delay.

The PLL lock status is also continuously monitored for each incremental frequency through a readout register from LMX2592 which is displayed in real-time on the GUI.

RF On/Off button can be used to momentarily stop the RF power at the output ports and then resume sweeping from the exact same frequency previously stopped at.

**Mode: Single Sweep Mode**

This mode is similar to continuous sweep mode except that the frequencies are swept over the user-defined range only once. Upon completing the full range sweep, last frequency in the range will persist at the selected output.

<table>
<thead>
<tr>
<th>Part</th>
<th>Interface from Raspberry Pi 3B to LMX2592</th>
</tr>
</thead>
<tbody>
<tr>
<td>Raspberry Pi 3B</td>
<td>GPIO Pin 18, CE0, GPIO Pin 21, SCK</td>
</tr>
<tr>
<td>LMX2592</td>
<td>Pin 24, CSB, Pin 16, SCK, Pin 17, SDI, Pin 20, SDO/LD</td>
</tr>
</tbody>
</table>

The interface information for four control signals from the Raspberry Pi 3B to the LMX2592 IC is provided in Table 2. 24-bit shift registers are used for programming. An R/W bit (MSB), a 7-bit address field, and a 16-bit data field make up the shift register. In the R/W (bit 23), 0 indicates a write and 1 a read. The internal register address is decoded by the address field ADDRESS (bits 22–16). The data field DATA comprises the remaining 16 bits (bits15:0).
data is sent into the shift register on the rising edge of the clock while CSB is low (data is programmed MSB first). Data is moved from the data field into the chosen register bank when the CSB signal is strong.

![Figure 7. Register Read back Timing Diagram](source:Wideband PLLatinum, 2015)

Process Flow Chart Description

![Figure 8. Process Flow Chart for Raspberry Pi 3B and LMX2592 Operation](source:Wideband PLLatinum, 2015)

As seen in the flow chart, the initial programming of the LMX2592 chip for a selected frequency happens immediately after the startup/power ON the board for the default 100 MHz reference source. The change in position of the SPDT switch is constantly monitored by an input pin of Raspberry Pi 3B, whose change indicates that there is a switch over to a different reference source from the current one. It triggers the recalculation of the corresponding re-configurable register settings required for LMX2592 for the updated reference source.
source. Raspberry Pi 3B attempts to write on the LMX2592 registers via the serial peripheral interface (SPI) after completion of registers calculation. Raspberry Pi 3B functions the role of SPI master and LMX2592 being the SPI slave. The reconfigured internal registers of LMX2592 are read back from the Muxout Pin after changing the appropriate register for the SPI read-back operation. The register read back is then verified with the calculated registers to ensure errorless transmission over SPI. The PLL operation is enabled by a register setting which is then monitored by the lock detect status. The Raspberry Pi 3B then switches to a low-power mode where it indefinitely waits for a change in the reference source through the SPDT switch position change. Hence there is no need to re-program the Raspberry Pi 3B with a requirement to change to a pre-defined reference source.

Loop Filter Parameters & Phase Noise Simulation And Control System Analysis

In this section, loop filter parameters & phase noise simulation results obtained from PLLatinum Sim software and control system analysis are discussed.

Loop Filter Parameters and Phase Noise Simulation

The spurious high-frequency signal is suppressed by a loop filter, which is a low-pass filter. Furthermore, it is crucial to the system’s stability and phase noise components. Depending on their design, loop filters can be active or passive. The amplifier gain in the active filter introduces noise into the system. Hence the phase noise performance of the PLL created by the passive filter is better than that of the PLL with the active filter (Wang, 2017). This design’s tuning voltage range of the LMX2592 is 0 to 2.5 V. The range of the output voltage at the loop filter output \( V_{CTRL} \) is sufficient for the range of the VCO tuning voltage. Therefore, the passive filter should be taken into account.

The software PLLatinum Sim PLL design can be helpful when designing the loop filter. Designing the loop filter requires a few key parameters. They are the charge pump current \( I_{CP} \), loop bandwidth (BW), phase margin, VCO tuning sensitivity \( K_P \), and filter design (active or passive; order). The closed-loop bandwidth of the loop is typically 1/10 or 1/20 of the reference frequency so that good phase noise performance can be achieved. It can be smaller (Wang, 2017) for better phase noise. The design of this external loop filter has a loop bandwidth of around 100 kHz. The loop phase margin must be in the system's stable zone to meet stability requirements. Here 72 degrees is selected except near the integer boundary (generally greater than 40 degrees is the best phase margin). These parameters are finalized based on software simulation results and same is verified during detailed test & evaluation. After optimization, the loop filter simulation parameters are \( C_1 = 6.8 \text{nF}, C_2 = 270 \text{nF}, \) and \( R_2 = 39 \Omega \). In real circuit design, we usually select similar capacitance and resistance values.

Figure 9. External Second-Order Passive Loop Filter

The impedance of the loop filter, which can be represented as follows (Banerjee, 2017), provides the transfer function for this second-order loop filter.

\[
F(s) = \frac{V_{CTRL}(s)}{I_{CP}(s)} = \frac{1}{C_1 s} || \left( \frac{1}{R_2} + \frac{1}{C_2 s} \right)
\]
Where, $V_{CTRL}$ is the voltage across the loop filter and $I_{CP}$ is the current coming from the charge pump. After simplification of the above equation, we get

$$F(s) = \frac{R_2 C_2 s + 1}{R_2 C_1 C_2 s^2 + s (C_1 + C_2)}$$  \hspace{1cm} (2)$$

$$F(s) = \frac{\tau_2 s + 1}{s (\tau_1 s + 1)(C_1 + C_2)}$$  \hspace{1cm} (3)$$

Where,

$$\tau_2 = R_2 C_2 = 10.53 \times 10^{-6} \text{ sec}$$  \hspace{1cm} (4)$$

$$\tau_1 = R_2 C_2 \frac{C_1}{(C_1 + C_2)} = 0.259 \times 10^{-6} \text{ sec}$$  \hspace{1cm} (5)$$

Substitute Equations (4) and (5) in equation (3), we get

$$F(s) = \frac{10.53 \times 10^{-6} s + 1}{s (0.259 \times 10^{-6} s + 1) + 276.8 \times 10^{-9}}$$  \hspace{1cm} (6)$$

$$F(s) = \frac{38.04 s + 3.61 \times 10^6}{s (0.259 \times 10^{-6} s + 1)}$$  \hspace{1cm} (7)$$

The phase noise performance is simulated using the software, which can be seen in Figure 7. The total phase noise is -92.7dBc/Hz@1 kHz offset at 6500MHz.

Control System Analysis

The phase-locked loop is a closed-loop control system, and the stability of this will affect the performance of the frequency synthesizer. For this purpose, control system analysis is required, and stability can be defined based on the location of poles in the root locus plot. The other method of system stability can be obtained from Bode-Plot phase margin information.

Figure 11. Simplified Control System Block

This section describes the transfer function of PLL, the Root Locus, and the Bode plot. The stability and phase margins are derived by analyzing the open and closed loop transfer functions. Root locus means closed loop poles path by varying the gain from zero to infinity. As the gain changes, the roots of the characteristic equation are indicated by root locus. A Bode plot is a graph showing the magnitude (in dB) or phase (in degrees) of the transfer function versus frequency.

Here, $K_p = \text{Charge pump gain} = 19.375 \text{ mA}$ (Fixed optimum gain for better phase noise & spur performance)

$$F(s) = \text{The second-order passive loop filter's transfer function}$$

$K_v = \text{VCO gain, a function of the desired frequency}$
\( N = \) Programmable divider, set as per the desired frequency

The open-loop transfer function of the above control system, when derived in the proper form, yields the function:

\[
G(s)H(s) = \frac{s(0.74) + (69.94 \times 10^3)}{s^3(0.259 \times 10^{-6}) + s^2} \frac{K_v}{N} \quad (8)
\]

As shown in equation (8), the overall gain for the frequency of interest is varied with VCO gain to programmable divider ratio \( \frac{K_v}{N} \). The PFD input frequency range of PLL IC LMX2592 is 5-200 MHz, and the VCO core frequency is 3550 to 7100 MHz. The root locus plot is obtained as a function of open-loop gain and plotted using below MATLAB command.

\[
\text{SYS}_R = \text{tf}([0.74, 69940], [0.259 \times 10^{-6}, 1, 0, 0]);
\]

\[
\text{rlocus(SYS}_R); \]

**Case-1**

PFD = 5 MHz & VCO Frequency = 3550 MHz

For the above values of phase frequency detector (PFD) and voltage-controlled oscillator (VCO) frequency, the programmable divider (N) value is 710, and VCO gain \( (K_v) \) 24.25 MHz/V.

\[
\frac{K_v}{N} = \frac{24.25}{710} = 0.03415 \frac{\text{MHz}}{V} = 3.415 \times 10^4 \frac{\text{Hz}}{V} \quad (9)
\]

![Figure 12. Root Locus for 5 MHz PFD](image)

**Case-2**

PFD = 200 MHz & VCO Frequency = 7100 MHz

For the above PFD and VCO frequency values, the programmable divider (N) value is 35.5, and the VCO gain is 57.05 MHz/V.

\[
\frac{K_v}{N} = \frac{57.05}{35.5} = 1.6070 \frac{\text{MHz}}{V} = 1.6070 \times 10^6 \frac{\text{Hz}}{V} \quad (10)
\]
From the above root locus plot, it is clear that the system is stable (poles are located in the left half of the s-plane) for the given open loop gain parameters and hence the specified frequency range.

**Phase Margin (PM)**

From the root locus, the open-loop gain of 0.8875 MHz/V is chosen, and the transfer function now becomes

\[
G(s)H(s) = \frac{s(0.656 \times 10^6) + (62.07 \times 10^9)}{s^3(0.259 \times 10^{-6}) + s^2} \quad (12)
\]

The bode plot of the above transfer function is obtained using the MATLAB command below

\[
\text{SYS_B}=\text{tf([0.656 \times 10^6, 62.07 \times 10^9], [0.259 \times 10^{-6}, 1, 0, 0]); bode(SYS_B);}
\]

The gain cross-over frequency can be obtained from the above plot as around 6.51 \times 10^5 rad/s, and the corresponding phase margin is around (-108 + 180) = 72 degrees.
Test And Evaluation (T&E) Results

The summary of the test and evaluation results of the C-band frequency synthesizer is mentioned below in Table 3. Detailed results for ten random frequencies in the frequency range of 4000-6500 MHz are given in Table 4.

<table>
<thead>
<tr>
<th>S.No.</th>
<th>Parameters</th>
<th>Specifications</th>
<th>Results</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Carrier Generation Verification</td>
<td>CW Carrier</td>
<td>CW Carrier</td>
</tr>
<tr>
<td>2</td>
<td>Carrier Generation at all available output ports</td>
<td>@ RF_OutAP, RF_OutAM, RF_OutB</td>
<td>Yes</td>
</tr>
<tr>
<td>3</td>
<td>Carrier Generation with Reference Source Changeover</td>
<td>Internal or External</td>
<td>Yes</td>
</tr>
<tr>
<td>4</td>
<td>Frequency Range (MHz)</td>
<td>Test Condition</td>
<td>4000-6500</td>
</tr>
<tr>
<td>5</td>
<td>Frequency Step Size (kHz)</td>
<td>@ RF_OutAP with Internal Reference Source</td>
<td>± 1</td>
</tr>
<tr>
<td>6</td>
<td>Frequency Accuracy (kHz)</td>
<td></td>
<td>&lt; ± 0.75</td>
</tr>
<tr>
<td>7</td>
<td>Power (dBm)</td>
<td>Minimum 10</td>
<td>&gt; 10</td>
</tr>
<tr>
<td>8</td>
<td>Phase Noise (dBc/Hz) @ 1kHz</td>
<td>&lt; -90</td>
<td>&lt; -90</td>
</tr>
<tr>
<td>9</td>
<td>Spurious (dBc)</td>
<td>&lt; -50</td>
<td>&lt; -50</td>
</tr>
<tr>
<td>10</td>
<td>Harmonics (dBc)</td>
<td>&lt; -30</td>
<td>&lt; -25</td>
</tr>
<tr>
<td>11</td>
<td>Carrier Stability (dB)</td>
<td>1 dB for 8 Hours</td>
<td>&lt; 0.5 dB (8 hours)</td>
</tr>
</tbody>
</table>

Table 3. Summary of Test and Evaluation Results

<table>
<thead>
<tr>
<th>S.No.</th>
<th>Case</th>
<th>Set (f_s) Frequency (Hz)</th>
<th>Measured (f_m) Frequency (Hz)</th>
<th>Delta (f_m - f_s) Frequency (Hz)</th>
<th>Power Output (dBm)</th>
<th>Phase Noise (dBc/Hz) @ 1kHz</th>
<th>Spurious (dBc)</th>
<th>Harmonics (dBc)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Normal</td>
<td>4000000000</td>
<td>3999999941</td>
<td>-59</td>
<td>15.10</td>
<td>-97.90</td>
<td>NIL</td>
<td>-30.01</td>
</tr>
<tr>
<td>2</td>
<td>Near Integer Boundary</td>
<td>4000124567</td>
<td>4000124704</td>
<td>137</td>
<td>15.10</td>
<td>-97.10</td>
<td>-61.43</td>
<td>-29.88</td>
</tr>
<tr>
<td>3</td>
<td>Normal</td>
<td>4154213458</td>
<td>4154213327</td>
<td>-131</td>
<td>14.95</td>
<td>-95.29</td>
<td>NIL</td>
<td>-36.49</td>
</tr>
<tr>
<td>4</td>
<td>Near Integer Boundary</td>
<td>4999866768</td>
<td>4999866993</td>
<td>225</td>
<td>13.68</td>
<td>-95.73</td>
<td>-66.86</td>
<td>-33.65</td>
</tr>
<tr>
<td>5</td>
<td>Near Integer Boundary</td>
<td>5199924156</td>
<td>5199924450</td>
<td>294</td>
<td>13.55</td>
<td>-93.68</td>
<td>-50.17</td>
<td>-35.26</td>
</tr>
<tr>
<td>6</td>
<td>Normal</td>
<td>5209467856</td>
<td>5209467752</td>
<td>-104</td>
<td>13.38</td>
<td>-94.60</td>
<td>NIL</td>
<td>-30.50</td>
</tr>
<tr>
<td>7</td>
<td>Normal</td>
<td>5995597836</td>
<td>5995597606</td>
<td>-230</td>
<td>10.97</td>
<td>-93.61</td>
<td>NIL</td>
<td>-32.39</td>
</tr>
<tr>
<td>8</td>
<td>Near Integer Boundary</td>
<td>6100087352</td>
<td>6100087354</td>
<td>2</td>
<td>10.91</td>
<td>-93.62</td>
<td>-66.57</td>
<td>-33.63</td>
</tr>
<tr>
<td>9</td>
<td>Normal</td>
<td>6218356871</td>
<td>6218356901</td>
<td>30</td>
<td>10.81</td>
<td>-93.28</td>
<td>NIL</td>
<td>-35.95</td>
</tr>
<tr>
<td>10</td>
<td>Normal</td>
<td>6500000000</td>
<td>6500000245</td>
<td>245</td>
<td>10.58</td>
<td>-92.71</td>
<td>NIL</td>
<td>-26.08*</td>
</tr>
</tbody>
</table>

Table 4. Test and Evaluation Results

T&E Results for C-Band Frequency Synthesizer being used as Local Oscillator (LO) inside Down-Converter unit corresponding to common range of C-Band Transmitter Frequencies.

Downconverters, translate satellite C-Band Transmitter frequency to an Intermediate Frequency (IF) of 70 MHz. For this purpose, the above-designed C-Band frequency synthesizers are used as LO, whose frequency is given by,

\[
LO \text{ Frequency } = (\text{Transmitter Frequency} + 70) \text{ MHz}
\]
### Table 5. Test & Evaluation Results @ D/C LO Frequencies for C-Band Transmitter Frequencies

<table>
<thead>
<tr>
<th>S. No.</th>
<th>Transmitter Frequency (Hz)</th>
<th>LO Frequency (Hz)</th>
<th>Measured Frequency (Hz)</th>
<th>Delta Frequency (Hz)</th>
<th>Power Output (dBm)</th>
<th>Phase Noise (dBc/Hz) @ 1kHz</th>
<th>Spurious (dBc)</th>
<th>Harmonics (dBc)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>4186847000</td>
<td>4116847000</td>
<td>4116847102</td>
<td>102</td>
<td>15.06</td>
<td>-96.14</td>
<td>NIL</td>
<td>-32.53</td>
</tr>
<tr>
<td>2</td>
<td>4189344000</td>
<td>4119344000</td>
<td>4119344183</td>
<td>183</td>
<td>15.03</td>
<td>-96.11</td>
<td>NIL</td>
<td>-33.11</td>
</tr>
<tr>
<td>3</td>
<td>4186320000</td>
<td>4116320000</td>
<td>4116319761</td>
<td>-239</td>
<td>15.04</td>
<td>-96.48</td>
<td>NIL</td>
<td>-32.44</td>
</tr>
<tr>
<td>4</td>
<td>4191840000</td>
<td>4121840000</td>
<td>4121839798</td>
<td>-202</td>
<td>15.02</td>
<td>-96.42</td>
<td>NIL</td>
<td>-34.04</td>
</tr>
<tr>
<td>5</td>
<td>4187520000</td>
<td>4117520000</td>
<td>4117519977</td>
<td>-23</td>
<td>15.03</td>
<td>-97.08</td>
<td>NIL</td>
<td>-32.62</td>
</tr>
<tr>
<td>6</td>
<td>4197504000</td>
<td>4127504000</td>
<td>4127503852</td>
<td>-148</td>
<td>15.00</td>
<td>-96.56</td>
<td>NIL</td>
<td>-35.87</td>
</tr>
<tr>
<td>7</td>
<td>4188768000</td>
<td>4118768000</td>
<td>4118768005</td>
<td>5</td>
<td>15.02</td>
<td>-96.49</td>
<td>NIL</td>
<td>-32.84</td>
</tr>
<tr>
<td>8</td>
<td>4196928000</td>
<td>4126928000</td>
<td>4126928176</td>
<td>176</td>
<td>15.00</td>
<td>-96.63</td>
<td>NIL</td>
<td>-35.71</td>
</tr>
<tr>
<td>9</td>
<td>4195776000</td>
<td>4125776000</td>
<td>4125775840</td>
<td>-160</td>
<td>15.00</td>
<td>-96.37</td>
<td>NIL</td>
<td>-35.49</td>
</tr>
<tr>
<td>10</td>
<td>4199280000</td>
<td>4129280000</td>
<td>4129279731</td>
<td>-269</td>
<td>14.99</td>
<td>-95.56</td>
<td>NIL</td>
<td>-36.44</td>
</tr>
</tbody>
</table>

**Note:** Harmonics performance will be improved by adding Band Pass Filter at the output of the amplifier.

### Table 6. Plots of the Basic Performance Parameters of the Synthesizer

Spurious & Phase Noise Measurement for LO Frequency @ 4116.320 MHz

Frequency Response at Single Ended Amplifier Output Port (RFOut_AP) with cable loss 0.9 dB above 6 GHz
Conclusion and Discussion

The frequency synthesizer PCB card has four layers: the top, ground, power, and bottom layer and is realized using base material RO4350 (RT Duroid) Er 3.66, High Tg FR4. PCB card design is based on a single-ended microstrip structure, and trace parameters like width, height, spacing, etc., are selected for achieving a controlled impedance of approximately 50 Ω. In below Figure 12, component marking on PCB top layer is given.

The PLL-based fractional frequency synthesizer in C-band developed using PLL IC LMX2592 has been presented in this paper. On the RT-Duroid RO4350 substrate, a Low Phase Noise carrier generator is designed and implemented utilizing a PLL synthesizer. This implemented model shows frequency accuracy of less than ±1 kHz and the phase noise better than -90 dBc/Hz @ 1 kHz offset. The carrier stability results at different frequencies are within 0.5 dB for 8 hours. The bandpass filter will be added to the amplifier's output to improve harmonics performance.

Figure 15. Components Marking on PCB Top Layer

Figure 16. Frequency Synthesizer PCB Card on RO4350 substrate
Table 7: Analysis of Spurious & Phase Noise Performance

<table>
<thead>
<tr>
<th>Case</th>
<th>Spurious Offset (kHz)</th>
<th>PFD (MHz)</th>
<th>CP Gain (mA)</th>
<th>Over 4000-6500 MHz</th>
<th>Output Frequency (MHz)</th>
<th>Spurious Level (dBc)</th>
<th>Phase Noise (dBc/Hz) @ 10 kHz Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Normal</td>
<td>Any Offset</td>
<td>100</td>
<td>19.375</td>
<td>103.7 to 94.1</td>
<td>72.1 to 72.2</td>
<td>4000</td>
<td>NIL</td>
</tr>
<tr>
<td>Near Integer Boundary</td>
<td>1000 &gt; Offset ≥ 130</td>
<td>66.66</td>
<td>19.375</td>
<td>70.5 to 64.1</td>
<td>71.4 to 70.8</td>
<td>4000.131</td>
<td>-44.47</td>
</tr>
<tr>
<td>Near Integer Boundary</td>
<td>1000 &gt; Offset ≥ 130</td>
<td>66.66</td>
<td>5</td>
<td>21.8 to 20.2</td>
<td>53.2 to 51.3</td>
<td>4000.131</td>
<td>-54.96</td>
</tr>
<tr>
<td>Near Integer Boundary</td>
<td>130 &gt; Offset ≥ 100</td>
<td>66.66</td>
<td>3.75</td>
<td>17.7 to 16.5</td>
<td>47.8 to 46</td>
<td>4000.100</td>
<td>-54.24</td>
</tr>
<tr>
<td>Near Integer Boundary</td>
<td>100 &gt; Offset ≥ 80</td>
<td>66.66</td>
<td>3.438</td>
<td>16.6 to 15.5</td>
<td>46.2 to 44.3</td>
<td>4000.080</td>
<td>-52.76</td>
</tr>
<tr>
<td>Near Integer Boundary</td>
<td>80 &gt; Offset ≥ 65</td>
<td>66.66</td>
<td>2.5</td>
<td>13.4 to 12.6</td>
<td>40.4 to 38.7</td>
<td>4000.065</td>
<td>-53.00</td>
</tr>
</tbody>
</table>

As per Table 5, the C-Band frequency synthesizer’s performance meets all required specifications given in Table 1. Hence, it can be used as a local oscillator for the in-house development of up/down converter equipment.

In Table 7, loop bandwidth and phase margin are computed using **PLLatinum Sim** software for different PFD and charge pump gain values over the frequency synthesizer operating range. As per the analysis, spurious performance can be improved for near integer boundary conditions by reducing phase frequency detector (PFD) frequency and charge pump gain resulting in lower loop bandwidth and phase margin. The trade-off between spurious and phase noise here is that as loop bandwidth & phase margin reduce, spurious performance is improved, and phase noise performance at 10 kHz offset is poorer.

Acknowledgment

The authors are thankful to the Deputy Director, ICA, Shri Ramanagouda V Nadagouda, and Group Director, SCG, Shri. Krishnan.V for their constant encouragement and motivation for writing this paper.

Disclosure Statement

The authors reported no potential conflict of interest.

References


